Author: Katarzyna Radecka
Publisher: Springer Science & Business Media
ISBN: 030648739X
Category : Technology & Engineering
Languages : en
Pages : 227
Book Description
This book presents the basis for reusing the test vector generation and simulation for the purpose of implementation verification, to result in a significant timesaving. It brings the results in the direction of merging manufacturing test vector generation and verification.