Logic Synthesis and Verification Algorithms PDF Download

Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download Logic Synthesis and Verification Algorithms PDF full book. Access full book title Logic Synthesis and Verification Algorithms by Gary D. Hachtel. Download full books in PDF and EPUB format.

Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms PDF Author: Gary D. Hachtel
Publisher: Springer Science & Business Media
ISBN: 0306475928
Category : Technology & Engineering
Languages : en
Pages : 579

Book Description
Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students. Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics. A unique feature of this text is the large collection of solved problems. Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.
➤