Interface-engineered Ge MOSFETs for Future High Performance CMOS Applications PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download Interface-engineered Ge MOSFETs for Future High Performance CMOS Applications PDF full book. Access full book title Interface-engineered Ge MOSFETs for Future High Performance CMOS Applications by Duygu Kuzum. Download full books in PDF and EPUB format.
Author: Duygu Kuzum Publisher: Stanford University ISBN: Category : Languages : en Pages : 159
Book Description
As the semiconductor industry approaches the limits of traditional silicon CMOS scaling, introduction of performance boosters like novel materials and innovative device structures has become necessary for the future of CMOS. High mobility materials are being considered to replace Si in the channel to achieve higher drive currents and switching speeds. Ge has particularly become of great interest as a channel material, owing to its high bulk hole and electron mobilities. However, replacement of Si channel by Ge requires several critical issues to be addressed in Ge MOS technology. High quality gate dielectric for surface passivation, low parasitic source/drain resistance and performance improvement in Ge NMOS are among the major challenges in realizing Ge CMOS. Detailed characterization of gate dielectric/channel interface and a deeper understanding of mobility degradation mechanisms are needed to address the Ge NMOS performance problem and to improve PMOS performance. In the first part of this dissertation, the electrical characterization results on Ge NMOS and PMOS devices fabricated with GeON gate dielectric are presented. Carrier scattering mechanisms are studied through low temperature mobility measurements. For the first time, the effect of substrate crystallographic orientation on inversion electron and hole mobilities is investigated. Direct formation of a high-k dielectric on Ge has not given good results in the past. A good quality interface layer is required before the deposition of a high-K dielectric. In the second part of this dissertation, ozone-oxidation process is introduced to engineer Ge/insulator interface. Electrical and structural characterizations and stability analysis are carried out and high quality Ge/dielectric interface with low interface trap density is demonstrated. Detailed extraction of interface trap density distribution across the bandgap and close to band edges of Ge, using low temperature conductance and capacitance measurements is presented. Ge N-MOSFETs have exhibited poor drive currents and low mobility, as reported by several different research groups worldwide. In spite of the increasing interest in Ge, the major mechanisms behind poor Ge NMOS performance have not been completely understood yet. In the last part of this dissertation, the results on Ge NMOS devices fabricated with the ozone-oxidation and the low temperature source/drain activation processes are discussed. These devices achieve the highest electron mobility to-date, about 1.5 times the universal Si mobility. Detailed interface characterizations, trapping analyses and gated Hall device measurements are performed to identify the mechanisms behind poor Ge NMOS performance in the past.
Author: Duygu Kuzum Publisher: Stanford University ISBN: Category : Languages : en Pages : 159
Book Description
As the semiconductor industry approaches the limits of traditional silicon CMOS scaling, introduction of performance boosters like novel materials and innovative device structures has become necessary for the future of CMOS. High mobility materials are being considered to replace Si in the channel to achieve higher drive currents and switching speeds. Ge has particularly become of great interest as a channel material, owing to its high bulk hole and electron mobilities. However, replacement of Si channel by Ge requires several critical issues to be addressed in Ge MOS technology. High quality gate dielectric for surface passivation, low parasitic source/drain resistance and performance improvement in Ge NMOS are among the major challenges in realizing Ge CMOS. Detailed characterization of gate dielectric/channel interface and a deeper understanding of mobility degradation mechanisms are needed to address the Ge NMOS performance problem and to improve PMOS performance. In the first part of this dissertation, the electrical characterization results on Ge NMOS and PMOS devices fabricated with GeON gate dielectric are presented. Carrier scattering mechanisms are studied through low temperature mobility measurements. For the first time, the effect of substrate crystallographic orientation on inversion electron and hole mobilities is investigated. Direct formation of a high-k dielectric on Ge has not given good results in the past. A good quality interface layer is required before the deposition of a high-K dielectric. In the second part of this dissertation, ozone-oxidation process is introduced to engineer Ge/insulator interface. Electrical and structural characterizations and stability analysis are carried out and high quality Ge/dielectric interface with low interface trap density is demonstrated. Detailed extraction of interface trap density distribution across the bandgap and close to band edges of Ge, using low temperature conductance and capacitance measurements is presented. Ge N-MOSFETs have exhibited poor drive currents and low mobility, as reported by several different research groups worldwide. In spite of the increasing interest in Ge, the major mechanisms behind poor Ge NMOS performance have not been completely understood yet. In the last part of this dissertation, the results on Ge NMOS devices fabricated with the ozone-oxidation and the low temperature source/drain activation processes are discussed. These devices achieve the highest electron mobility to-date, about 1.5 times the universal Si mobility. Detailed interface characterizations, trapping analyses and gated Hall device measurements are performed to identify the mechanisms behind poor Ge NMOS performance in the past.
Author: Shulu Chen Publisher: Stanford University ISBN: Category : Languages : en Pages : 186
Book Description
Since the invention of the integrated circuit (IC) in the late 1950s, the semiconductor industry has experienced dramatic growth driven by both technology and manufacturing improvements. Over the past 40 years, the industry's growth trend has been predicted by Moore's law, and driven by the constant electrical field scaling design methodology. While the intrinsic performance of each device improves over generations, the corresponding interconnects do not. To alleviate this interconnect issue, a three-dimensional (3D) integration concept of transforming longer side to side interconnects into shorter vertical vias by using multiple active layers has attracted much attention. The focus of this thesis is on providing the foundation for 3D heterogeneous integration by investigating methods of growing single crystal materials on the silicon platform and the subsequent low-temperature process flow, through experimental demonstration, theoretical modeling and device structure simplification. First, thin film single crystal GaAs and GaSb were grown on dielectric layers on bulk silicon substrates by the rapid melt growth (RMG) method, using both rapid thermal annealing (RTA) and laser annealing. The relationship between stoichiometry and the crystal structure is discussed according to the theoretical phase diagram and the experimental results. A modified RMG structure is also proposed and demonstrated to solve the potential issue involved in integrating the RMG method into a three-dimensional integrated circuits (3D-IC) process with thick isolation layers. In order to estimate the outcome of the crystallization and to provide further understanding of the physics behind this RMG process, compact models are derived based on classical crystallization theory. Mathematical models including the geometry, the thermal environment and the outcome of the crystallization are built. The initial cooling rate is identified as the key factor for the RMG process. With the ability of integrating multiple materials on silicon substrates, the subsequent process flows using low-temperature-fabrication or simplified device structures are proposed and evaluated to achieve high density 3D integration. A "bonding substrate/monolithic contact" approach is proposed to relieve the thermal constraint from getting the starting single crystal layer without sacrificing the interconnect performance. A low-temperature process using germanium as the channel material is also discussed. Finally, gated thin film resistor structures are designed and compared to the conventional MOSFET structure with a focus on their relative performance and process complexity trade-off for future 3D-IC implementation.
Author: C.K. Maiti Publisher: CRC Press ISBN: 1466503475 Category : Technology & Engineering Languages : en Pages : 320
Book Description
Currently strain engineering is the main technique used to enhance the performance of advanced silicon-based metal-oxide-semiconductor field-effect transistors (MOSFETs). Written from an engineering application standpoint, Strain-Engineered MOSFETs introduces promising strain techniques to fabricate strain-engineered MOSFETs and to methods to assess the applications of these techniques. The book provides the background and physical insight needed to understand new and future developments in the modeling and design of n- and p-MOSFETs at nanoscale. This book focuses on recent developments in strain-engineered MOSFETS implemented in high-mobility substrates such as, Ge, SiGe, strained-Si, ultrathin germanium-on-insulator platforms, combined with high-k insulators and metal-gate. It covers the materials aspects, principles, and design of advanced devices, fabrication, and applications. It also presents a full technology computer aided design (TCAD) methodology for strain-engineering in Si-CMOS technology involving data flow from process simulation to process variability simulation via device simulation and generation of SPICE process compact models for manufacturing for yield optimization. Microelectronics fabrication is facing serious challenges due to the introduction of new materials in manufacturing and fundamental limitations of nanoscale devices that result in increasing unpredictability in the characteristics of the devices. The down scaling of CMOS technologies has brought about the increased variability of key parameters affecting the performance of integrated circuits. This book provides a single text that combines coverage of the strain-engineered MOSFETS and their modeling using TCAD, making it a tool for process technology development and the design of strain-engineered MOSFETs.
Author: Nadine Collaert Publisher: Woodhead Publishing ISBN: 0081020627 Category : Technology & Engineering Languages : en Pages : 384
Book Description
High Mobility Materials for CMOS Applications provides a comprehensive overview of recent developments in the field of (Si)Ge and III-V materials and their integration on Si. The book covers material growth and integration on Si, going all the way from device to circuit design. While the book's focus is on digital applications, a number of chapters also address the use of III-V for RF and analog applications, and in optoelectronics. With CMOS technology moving to the 10nm node and beyond, however, severe concerns with power dissipation and performance are arising, hence the need for this timely work on the advantages and challenges of the technology. Addresses each of the challenges of utilizing high mobility materials for CMOS applications, presenting possible solutions and the latest innovations Covers the latest advances in research on heterogeneous integration, gate stack, device design and scalability Provides a broad overview of the topic, from materials integration to circuits
Author: Jacopo Franco Publisher: Springer Science & Business Media ISBN: 9400776632 Category : Technology & Engineering Languages : en Pages : 203
Book Description
Due to the ever increasing electric fields in scaled CMOS devices, reliability is becoming a showstopper for further scaled technology nodes. Although several groups have already demonstrated functional Si channel devices with aggressively scaled Equivalent Oxide Thickness (EOT) down to 5Å, a 10 year reliable device operation cannot be guaranteed anymore due to severe Negative Bias Temperature Instability. This book focuses on the reliability of the novel (Si)Ge channel quantum well pMOSFET technology. This technology is being considered for possible implementation in next CMOS technology nodes, thanks to its benefit in terms of carrier mobility and device threshold voltage tuning. We observe that it also opens a degree of freedom for device reliability optimization. By properly tuning the device gate stack, sufficiently reliable ultra-thin EOT devices with a 10 years lifetime at operating conditions are demonstrated. The extensive experimental datasets collected on a variety of processed 300mm wafers and presented here show the reliability improvement to be process - and architecture-independent and, as such, readily transferable to advanced device architectures as Tri-Gate (finFET) devices. We propose a physical model to understand the intrinsically superior reliability of the MOS system consisting of a Ge-based channel and a SiO2/HfO2 dielectric stack. The improved reliability properties here discussed strongly support (Si)Ge technology as a clear frontrunner for future CMOS technology nodes.
Author: Zia Karim Publisher: The Electrochemical Society ISBN: 1566778646 Category : Science Languages : en Pages : 546
Book Description
This issue of ECS Transactions will cover the following topics in (a) Graphene Material Properties, Preparation, Synthesis and Growth; (b) Metrology and Characterization of Graphene; (c) Graphene Devices and Integration; (d) Graphene Transport and mobility enhancement; (e) Thermal Behavior of Graphene and Graphene Based Devices; (f) Ge & III-V devices for CMOS mobility enhancement; (g) III.V Heterostructures on Si substrates; (h) Nano-wires devices and modeling; (i) Simulation of devices based on Ge, III-V, nano-wires and Graphene; (j) Nanotechnology applications in information technology, biotechnology and renewable energy (k) Beyond CMOS device structures and properties of semiconductor nano-devices such as nanowires; (l) Nanosystem fabrication and processing; (m) nanostructures in chemical and biological sensing system for healthcare and security; and (n) Characterization of nanosystems; (f) Nanosystem modeling.
Author: Kalyan Biswas Publisher: John Wiley & Sons ISBN: 1394188951 Category : Technology & Engineering Languages : en Pages : 340
Book Description
Comprehensive reference on the fundamental principles and basic physics dictating metal–oxide–semiconductor field-effect transistor (MOSFET) operation Advanced Nanoscale MOSFET Architectures provides an in-depth review of modern metal–oxide–semiconductor field-effect transistor (MOSFET) device technologies and advancements, with information on their operation, various architectures, fabrication, materials, modeling and simulation methods, circuit applications, and other aspects related to nanoscale MOSFET technology. The text begins with an introduction to the foundational technology before moving on to describe challenges associated with the scaling of nanoscale devices. Other topics covered include device physics and operation, strain engineering for highly scaled MOSFETs, tunnel FET, graphene based field effect transistors, and more. The text also compares silicon bulk and devices, nanosheet transistors and introduces low-power circuit design using advanced MOSFETs. Additional topics covered include: High-k gate dielectrics and metal gate electrodes for multi-gate MOSFETs, covering gate stack processing and metal gate modification Strain engineering in 3D complementary metal-oxide semiconductors (CMOS) and its scaling impact, and strain engineering in silicon–germanium (SiGe) FinFET and its challenges and future perspectives TCAD simulation of multi-gate MOSFET, covering model calibration and device performance for analog and RF applications Description of the design of an analog amplifier circuit using digital CMOS technology of SCL for ultra-low power VLSI applications Advanced Nanoscale MOSFET Architectures helps readers understand device physics and design of new structures and material compositions, making it an important resource for the researchers and professionals who are carrying out research in the field, along with students in related programs of study.
Author: Steafno Chiussi Publisher: Netbiblo ISBN: 8497454162 Category : Technology & Engineering Languages : en Pages : 162
Book Description
The main objective of this International Workshop in Vigo is to target this major problem by bringing together scientists and engineers specialized on various different topics related to group IV semiconductors. In five consecutive sessions dedicated to - Group IV materials: CMOS and further extension of the roadmap - Group IV materials: Nano-photonics - Material aspects and characterization on nano-scale - Nanostructures and material processing on atomic scale
Author: Gang He Publisher: John Wiley & Sons ISBN: 3527646361 Category : Technology & Engineering Languages : en Pages : 560
Book Description
A state-of-the-art overview of high-k dielectric materials for advanced field-effect transistors, from both a fundamental and a technological viewpoint, summarizing the latest research results and development solutions. As such, the book clearly discusses the advantages of these materials over conventional materials and also addresses the issues that accompany their integration into existing production technologies. Aimed at academia and industry alike, this monograph combines introductory parts for newcomers to the field as well as advanced sections with directly applicable solutions for experienced researchers and developers in materials science, physics and electrical engineering.
Author: Sorin Cristoloveanu Publisher: World Scientific ISBN: 9814656925 Category : Technology & Engineering Languages : en Pages : 186
Book Description
This book brings together 11 invited papers from the Workshop on Frontiers in Electronics (WOFE) 2013 that took place at San Juan, Puerto Rico, in December 2013. These articles present the ground-breaking works by world leading experts from CMOS and SOI, to wide-bandgap semiconductor technology, terahertz technology, and bioelectronics.WOFE is a bi-annual gathering of leading researchers from around the world, across multiple disciplines, to share their results and discuss key issues in the future development of microelectronics, photonics, and nanoelectronics.The focus of this volume includes topics ranging from advanced transistors: TFT, FinFET, TFET, HEMT to Nitride devices, as well as emerging technologies, devices and materials.This book will be a useful reference for scientists, engineers, researchers, and inventors looking for the future research and development direction of microelectronics, and the trends and technology underpinning these developments.