FPGA Implementation of Iterative Soft-decision Decoder for the (127,119) Reed-Solomon Code PDF Download
Are you looking for read ebook online? Search for your book and save it on your Kindle device, PC, phones or tablets. Download FPGA Implementation of Iterative Soft-decision Decoder for the (127,119) Reed-Solomon Code PDF full book. Access full book title FPGA Implementation of Iterative Soft-decision Decoder for the (127,119) Reed-Solomon Code by Sree Balaji Girisankar. Download full books in PDF and EPUB format.
Author: Sree Balaji Girisankar Publisher: ISBN: 9780355451276 Category : Languages : en Pages :
Book Description
Reed-Solomon (RS) codes are commonly used in the digital communication field due to their strong error correcting capabilities. In this thesis, a hardware architecture is proposed for the iterative soft-decision decoding of RS codes of prime lengths. The proposed GFT-RS-LDPC decoder is implemented on a Xilinx Virtex-7 FPGA for RS(127,119) code. The decoder has a moderate complexity and can be used for practical applications. The performance of the implemented GFT-RS-LDPC decoder was veried by comparing it with a fixed point and floating point model in MATLAB. Several optimizations to the architecture have been proposed to reduce the decoding latency and to increase the throughput upto 2.4 Gbps.
Author: Sree Balaji Girisankar Publisher: ISBN: 9780355451276 Category : Languages : en Pages :
Book Description
Reed-Solomon (RS) codes are commonly used in the digital communication field due to their strong error correcting capabilities. In this thesis, a hardware architecture is proposed for the iterative soft-decision decoding of RS codes of prime lengths. The proposed GFT-RS-LDPC decoder is implemented on a Xilinx Virtex-7 FPGA for RS(127,119) code. The decoder has a moderate complexity and can be used for practical applications. The performance of the implemented GFT-RS-LDPC decoder was veried by comparing it with a fixed point and floating point model in MATLAB. Several optimizations to the architecture have been proposed to reduce the decoding latency and to increase the throughput upto 2.4 Gbps.
Author: Ronen Leibovici Publisher: ISBN: Category : Decoders (Electronics) Languages : en Pages : 0
Book Description
Efficient and reliable transmission of data has become a necessity today for any communication system. This transmission depends on the reliable transport of information between a source and a destination. Researchers are left with the task of finding an appropriate trade-off between performance and complexity. While the decoding of turbo codes, specifically block turbo codes, is already deemed to be performant, it is possible to improve this performance while not rendering the communication system overly complex. This thesis presents an iterative soft-decision decoding algorithm for Reed-Solomon product codes. This algorithm differs from existing ones in the method it uses for selecting competing codewords, used for the soft-input soft-output iterative decoder. Selection of these codewords is based on the notion of suboptimum soft-decision decoding which will be discussed in detail.
Author: Shehzad Jalaluddin Publisher: LAP Lambert Academic Publishing ISBN: 9783659589775 Category : Languages : en Pages : 364
Book Description
This project book claims the achievement of successfully implementation of RS encoder and decoder. First the transmitted message was received by the receiver without introducing errors; next step is to introduce the errors after that the position of error bits were identified and corrected using algorithms at the decoder side. The decoding is carried out by first calculating syndromes secondly determining error location polynomial and error magnitude polynomial, then finding error positions and calculating error values and correcting the message in its received pattern.
Author: Jun Ma Publisher: ISBN: 9781109966589 Category : Languages : en Pages : 216
Book Description
A divide-and-conquer approach to perform the bivariate polynomial interpolation procedure is discussed in Chapter 3. This method can potentially reduce the interpolation complexity of algebraic soft-decision decoding of Reed-Solomon code.
Author: Kenny Chung Chung Wai Publisher: ISBN: Category : Decoders (Electronics) Languages : en Pages : 128
Book Description
"Reed-Solomon error correcting codes (RS codes) are widely used in communication and data storage systems to recover data from possible errors that occur during data transfer. A growing application of RS codes is Forward Error Correction (FEC) in the Optical Network (OTN G.709), which uses RS(255,239) to support the OTU-3 (43.018 Gbps) standard. There have been considerable efforts in the area of RS architecture for ASIC implementation. However, there appears to be little reported work on efficient RS codec (encoder and decoder) for Field Programmable Gate Arrays (FPGAs), which has increasing interests in industry. This thesis investigates the implementation and design methodology of the RS(255,239) codec on FPGAs. A portable VHDL codec is developed and synthesized for Xilinx's Virtex4 and Altera's StratixII. The FPGA architectures are analyzed and the required design methodologies are adopted to efficiently utilize the available resources. Unfortunately, due to the fixed size of FPGA devices, the RS decoder is not only constrained by the required timing of the system, but also by the size of the targeted device. This research will facilitate the decision-making process for selecting a reconfigurable device for a RS decoder, implementing the Berlekamp-Massey Algorithm"--Abstract.
Author: Warren J. (Warren Jeffrey) Gross Publisher: National Library of Canada = Bibliothèque nationale du Canada ISBN: 9780612847132 Category : Languages : en Pages : 296
Author: Madona Najarian Publisher: ISBN: Category : Languages : en Pages : 82
Book Description
The project carries detailed design and implementation of a (15,11) Reed Solomon code Encoder and Decoder in an FPGA. Galois field is briefly explained, and its use in the encoding and decoding algorithms is described. The Reed Solomon code encoding and decoding is then performed. The system is modeled and simulated using VHDL language. Simulation and its results are presented for all the modules of the encoder and decoder. Each symbol in this Reed Solomon (15,11) code system consists of 4 bits and has the capability of correcting up to 8 bit errors that they only effect a maximum of two individual symbols. The (15,11) Reed Solomon code Encoder and Decoder are synthesized and implemented using the ZedBoard Zynq Evaluation and Development kit. However, this design can be implemented using any proper size FPGA.
Author: Sree Balaji Girisankar
Author: Sree Balaji Girisankar
Author: Ronen Leibovici
Author: 
Author: Shehzad Jalaluddin
Author: Jun Ma
Author: Kenny Chung Chung Wai![Implementation of Algebraic Soft-decision Reed-Solomon Decoders [microform] PDF](https://books.google.com/books/content/images/frontcover/DmZbAAAACAAJ?fife=w80-h100)
Author: Warren J. (Warren Jeffrey) Gross
Author: Madona Najarian
Author: Soowoong Lee
Author: Cheng Zhong