Compact Modeling of Gate Tunneling Leakage Current in Advanced Nanoscale SOI MOSFETs PDF Download

Author: Ghader Darbandy
Publisher:
ISBN:
Category :
Languages : en
Pages : 149

View

Book Description
En esta tesis se han desarrollado modelos compactos de corriente de fuga por túnel de puerta en SOI MOSFET (de simple y doble puerta) avanzados basados en una aproximación WKB de la probabilidad de túnel. Se han estudiado los materiales dieléctricos high-k más prometedores para los diferentes requisitos de nodos tecnológicos de acuerdo ala hoja de ruta ITRS de miniaturización de dispositivos electrónicos. Hemos presentado un modelo compacto de particionamiento de la corriente de fuga de puerta para un MOSFET nanométrico de doble puerta (DG MOSFET), utilizando modelos analíticos de la corriente de fuga por el túnel directo de puerta. Se desarrollaron también Los modelos analíticos dependientes de la temperatura de la corriente de túnel en la región de inversión y de la corriente túnel asistido por trampas en régimen subumbral. Finalmente, se desarrolló una técnica de extracción automática de parámetros de nuestro modelo compacto en DG MOSFET incluyendo efectos de canal corto. La corriente de la puerta por túnel directo y asistido por trampas modelada mediante los parámetros extraídos se verificó exitosamente mediante comparación con medidas experimentales.

Author: Kalyan Biswas
Publisher: John Wiley & Sons
ISBN: 1394188951
Category : Technology & Engineering
Languages : en
Pages : 340

View

Book Description
Comprehensive reference on the fundamental principles and basic physics dictating metal–oxide–semiconductor field-effect transistor (MOSFET) operation Advanced Nanoscale MOSFET Architectures provides an in-depth review of modern metal–oxide–semiconductor field-effect transistor (MOSFET) device technologies and advancements, with information on their operation, various architectures, fabrication, materials, modeling and simulation methods, circuit applications, and other aspects related to nanoscale MOSFET technology. The text begins with an introduction to the foundational technology before moving on to describe challenges associated with the scaling of nanoscale devices. Other topics covered include device physics and operation, strain engineering for highly scaled MOSFETs, tunnel FET, graphene based field effect transistors, and more. The text also compares silicon bulk and devices, nanosheet transistors and introduces low-power circuit design using advanced MOSFETs. Additional topics covered include: High-k gate dielectrics and metal gate electrodes for multi-gate MOSFETs, covering gate stack processing and metal gate modification Strain engineering in 3D complementary metal-oxide semiconductors (CMOS) and its scaling impact, and strain engineering in silicon–germanium (SiGe) FinFET and its challenges and future perspectives TCAD simulation of multi-gate MOSFET, covering model calibration and device performance for analog and RF applications Description of the design of an analog amplifier circuit using digital CMOS technology of SCL for ultra-low power VLSI applications Advanced Nanoscale MOSFET Architectures helps readers understand device physics and design of new structures and material compositions, making it an important resource for the researchers and professionals who are carrying out research in the field, along with students in related programs of study.

Author: Amara Amara
Publisher: Springer Science & Business Media
ISBN: 1402093411
Category : Technology & Engineering
Languages : en
Pages : 215

View

Book Description
Until the 1990s, the reduction of the minimum feature sizes used to fabricate in- grated circuits, called “scaling”, has highlighted serious advantages as integration density, speed, power consumption, functionality and cost. Direct consequence was the decrease of cost-per-function, so the electronic productivity has largely progressed in this period. Another usually cited trend is the evolution of the in- gration density as expressed by the well-know Moore’s Law in 1975: the number of devices per chip doubles every 2 years. This evolution has allowed improving signi?cantly the circuit complexity, offering a great computing power in the case of microprocessor, for example. However, since few years, signi?cant issues appeared such as the increase of the circuit heating, device complexity, variability and dif?culties to improve the integration density. These new trends generate an important growth in development and production costs. Though is it, since 40 years, the evolution of the microelectronics always f- lowed the Moore’s law and each dif?culty has found a solution.

Author: Guntrade Roll
Publisher: Logos Verlag Berlin GmbH
ISBN: 3832532617
Category : Science
Languages : en
Pages : 240

View

Book Description
The continuous improvement in semiconductor technology requires field effect transistor scaling while maintaining acceptable leakage currents. This study analyzes the effect of scaling on the leakage current and defect distribution in peripheral DRAM transistors. The influence of important process changes, such as the high-k gate patterning and encapsulation as well as carbon co-implants in the source/drain junction are investigated by advanced electrical measurements and TCAD simulation. A complete model for the trap assisted leakage currents in the silicon bulk of the transistors is presented.

Author: Francis Balestra
Publisher: John Wiley & Sons
ISBN: 1118622472
Category : Technology & Engineering
Languages : en
Pages : 518

View

Book Description
This book provides a comprehensive review of the state-of-the-art in the development of new and innovative materials, and of advanced modeling and characterization methods for nanoscale CMOS devices. Leading global industry bodies including the International Technology Roadmap for Semiconductors (ITRS) have created a forecast of performance improvements that will be delivered in the foreseeable future – in the form of a roadmap that will lead to a substantial enlargement in the number of materials, technologies and device architectures used in CMOS devices. This book addresses the field of materials development, which has been the subject of a major research drive aimed at finding new ways to enhance the performance of semiconductor technologies. It covers three areas that will each have a dramatic impact on the development of future CMOS devices: global and local strained and alternative materials for high speed channels on bulk substrate and insulator; very low access resistance; and various high dielectric constant gate stacks for power scaling. The book also provides information on the most appropriate modeling and simulation methods for electrical properties of advanced MOSFETs, including ballistic transport, gate leakage, atomistic simulation, and compact models for single and multi-gate devices, nanowire and carbon-based FETs. Finally, the book presents an in-depth investigation of the main nanocharacterization techniques that can be used for an accurate determination of transport parameters, interface defects, channel strain as well as RF properties, including capacitance-conductance, improved split C-V, magnetoresistance, charge pumping, low frequency noise, and Raman spectroscopy.

Author: Murshed M. Chowdhury
Publisher:
ISBN:
Category :
Languages : en
Pages :

View

Book Description
The viability of gate-source/drain underlap as a design parameter, in addition to typical device design parameters like gate length, fin thickness, etc., is investigated in terms of the sensitivity of FinFET performance to the variations of process parameters that influence underlap properties; numerical simulators with UFDG aid this investigation. It is found that while variation in the performance of inverter-based circuits, like the ring oscillator, is reasonable, stability of static random access memory (SRAM) shows wide variation in performance for shorter underlap lengths. Finally, a physics-based compact model for gate tunneling current in DG MOSFETs is developed, verified, and implemented in UFDG to enable reliable prediction of static power consumption in nanoscale FinFET circuits. Model predictions corroborate earlier results that for thinner oxides, present-day silicon oxynitride has to be replaced with high-k dielectrics to control static leakage. However, use of underlap can relax the oxide thickness requirement and hence delay the introduction of high-k dielectrics in FinFET technology.

Author: Gajanan Dessai
Publisher:
ISBN:
Category : Field-effect transistors
Languages : en
Pages : 126

View

Book Description
Scaling of the classical planar MOSFET below 20 nm gate length is facing not only technological difficulties but also limitations imposed by short channel effects, gate and junction leakage current due to quantum tunneling, high body doping induced threshold voltage variation, and carrier mobility degradation. Non-classical multiple-gate structures such as double-gate (DG) FinFETs and surrounding gate field-effect-transistors (SGFETs) have good electrostatic integrity and are an alternative to planar MOSFETs for below 20 nm technology nodes. Circuit design with these devices need compact models for SPICE simulation. In this work physics based compact models for the common-gate symmetric DG-FinFET, independent-gate asymmetric DG-FinFET, and SGFET are developed. Despite the complex device structure and boundary conditions for the Poisson-Boltzmann equation, the core structure of the DG-FinFET and SGFET models, are maintained similar to the surface potential based compact models for planar MOSFETs such as SP and PSP. TCAD simulations show differences between the transient behavior and the capacitance-voltage characteristics of bulk and SOI FinFETs if the gate-voltage swing includes the accumulation region. This effect can be captured by a compact model of FinFETs only if it includes the contribution of both types of carriers in the Poisson-Boltzmann equation. An accurate implicit input voltage equation valid in all regions of operation is proposed for common-gate symmetric DG-FinFETs with intrinsic or lightly doped bodies. A closed-form algorithm is developed for solving the new input voltage equation including ambipolar effects. The algorithm is verified for both the surface potential and its derivatives and includes a previously published analytical approximation for surface potential as a special case when ambipolar effects can be neglected. The symmetric linearization method for common-gate symmetric DG-FinFETs is developed in a form free of the charge-sheet approximation present in its original formulation for bulk MOSFETs. The accuracy of the proposed technique is verified by comparison with exact results. An alternative and computationally efficient description of the boundary between the trigonometric and hyperbolic solutions of the Poisson-Boltzmann equation for the independent-gate asymmetric DG-FinFET is developed in terms of the Lambert W function. Efficient numerical algorithm is proposed for solving the input voltage equation. Analytical expressions for terminal charges of an independent-gate asymmetric DG-FinFET are derived. The new charge model is C-infinity continuous, valid for weak as well as for strong inversion condition of both the channels and does not involve the charge-sheet approximation. This is accomplished by developing the symmetric linearization method in a form that does not require identical boundary conditions at the two Si-SiO2 interfaces and allows for volume inversion in the DG-FinFET. Verification of the model is performed with both numerical computations and 2D TCAD simulations under a wide range of biasing conditions. The model is implemented in a standard circuit simulator through Verilog-A code. Simulation examples for both digital and analog circuits verify good model convergence and demonstrate the capabilities of new circuit topologies that can be implemented using independent-gate asymmetric DG-FinFETs.

Author: Cherry Bhargava
Publisher: CRC Press
ISBN: 100019714X
Category : Technology & Engineering
Languages : en
Pages : 264

View

Book Description
Nanotechnology: Advances and Real-Life Applications offers a comprehensive reference text about advanced concepts and applications in the field of nanotechnology. The text – written by researchers practicing in the field – presents a detailed discussion of key concepts including nanomaterials and their synthesis, fabrication and characterization of nanomaterials, carbon-based nanomaterials, nano-bio interface, and nanoelectronics. The applications of nanotechnology in the fields of renewable energy, medicine and agriculture are each covered in a dedicated chapter. The text will be invaluable for senior undergraduate and graduate students in the fields of electrical engineering, electronics engineering, nanotechnology and nanoscience. Dr. Cherry Bhargava is an Associate Professor and Head, VLSI domain, at the School of Electrical and Electronics Engineering of Lovely Professional University, Jalandhar, India. Dr. Amit Sachdeva is an Associate Professor at Lovely Professional University, Jalandhar, India.

Author: Yogesh Singh Chauhan
Publisher: Elsevier
ISBN: 0323958230
Category : Technology & Engineering
Languages : en
Pages : 326

View

Book Description
FinFET/GAA Modeling for IC Simulation and Design: Using the BSIM-CMG Standard, Second Edition is the first to book to explain FinFET modeling for IC simulation and the industry standard – BSIM-CMG - describing the rush in demand for advancing the technology from planar to 3D architecture as now enabled by the approved industry standard. The book gives a strong foundation on the physics and operation of FinFET, details aspects of the BSIM-CMG model such as surface potential, charge and current calculations, and includes a dedicated chapter on parameter extraction procedures, thus providing a step-by-step approach for the efficient extraction of model parameters. With this book, users will learn Why you should use FinFET, The physics and operation of FinFET Details of the FinFET standard model (BSIM-CMG), Parameter extraction in BSIM-CMG FinFET circuit design and simulation, and more. - Authored by the lead inventor and developer of FinFET and developers of the BSIM-CMG standard model, providing an expert's insight into the specifications of the standard - A new edition of the original groundbreaking book on the industry-standard FinFET model—BSIM-CMGNew to This Edition - Includes a new chapter providing a comprehensive introduction to GAAFET, including motivations, device concepts, structure, benefits, and the industry standard GAAFET model - Covers the most recent developments in the BSIM-CMG model - Presents an updated RF modeling of FinFET using the BSIM-CMG model including parameter extraction - Includes a new chapter on cryogenic modeling

Author: Carlos Galup-montoro
Publisher: World Scientific
ISBN: 9814477974
Category : Technology & Engineering
Languages : en
Pages : 445

View

Book Description
This is the first book dedicated to the next generation of MOSFET models. Addressed to circuit designers with an in-depth treatment that appeals to device specialists, the book presents a fresh view of compact modeling, having completely abandoned the regional modeling approach.Both an overview of the basic physics theory required to build compact MOSFET models and a unified treatment of inversion-charge and surface-potential models are provided. The needs of digital, analog and RF designers as regards the availability of simple equations for circuit designs are taken into account. Compact expressions for hand analysis or for automatic synthesis, valid in all operating regions, are presented throughout the book. All the main expressions for computer simulation used in the new generation compact models are derived.Since designers in advanced technologies are increasingly concerned with fluctuations, the modeling of fluctuations is strongly emphasized. A unified approach for both space (matching) and time (noise) fluctuations is introduced.