Author: Deog-Kyoon Jeong
Publisher:
ISBN:
Category : Integrated circuits
Languages : en
Pages : 304
Book Description
Microprocessors based on RISC (Reduced Instruction Set Computer) concepts have demonstrated an ability to provide more computing power at a given level of integration than conventional microprocessors. The next step is multiprocessors is critic al in achieving efficient hardware utilization. This thesis focuses on the communication capability of VLSI circuits and presents new circuit techniques as a guide to build an interconnection network of VLSI microprocessors. Two of the most prominent problems in a synchronous system, which most of the current computer systems are based on, have been clock skew and synchronization failure. A new concept called self-timed systems solves such problems but has not been accepted i n microprocessor implementations yet because of its complex design procedure and increased overhead. With this in mind, this thesis concentrated on a system in which individual synchronous subsystems are connected asynchronously. Synchronous subsystems op erate with a better control over clock skew using a phase locked loop (PLL) technique. Communication among subsystems is done asynchronously with a controlled synchronization failure rate. One advantage is that conventional VLSI design methodologies which are more efficient can still be applied. Circuit techniques for PLL-based clock generation are described along with stability criteria. The main objective of the circuit is to realize a zero delay buffer. Experimental results show the feasability of such circuits in VLSI. Synchronizer circuit co nfigurations in both bipolar and MOS technology that best utilize each device, or overcome the technology limit using a bandwidth doubling technique are shown. Interface techniques including handshake mechanisms in such a system are also described. These techniques are applied in designing a memory management unit and cache controller (MMU/CC) for a multiprocessor workstation, SPUR. A SPUR workstation is an example of synchronous subsystems cluster with independent clock frequency. The interface and communication aspect of the overall system are revealed through the description of the MMU/CC. The VLSI chip is implemented in 1.6 um CMOS technology with 68,000 transistors.
Clocking and Synchronization Circuits in Multiprocessor Systems
Author: Deog-Kyoon Jeong
Publisher:
ISBN:
Category : Integrated circuits
Languages : en
Pages : 304
Book Description
Microprocessors based on RISC (Reduced Instruction Set Computer) concepts have demonstrated an ability to provide more computing power at a given level of integration than conventional microprocessors. The next step is multiprocessors is critic al in achieving efficient hardware utilization. This thesis focuses on the communication capability of VLSI circuits and presents new circuit techniques as a guide to build an interconnection network of VLSI microprocessors. Two of the most prominent problems in a synchronous system, which most of the current computer systems are based on, have been clock skew and synchronization failure. A new concept called self-timed systems solves such problems but has not been accepted i n microprocessor implementations yet because of its complex design procedure and increased overhead. With this in mind, this thesis concentrated on a system in which individual synchronous subsystems are connected asynchronously. Synchronous subsystems op erate with a better control over clock skew using a phase locked loop (PLL) technique. Communication among subsystems is done asynchronously with a controlled synchronization failure rate. One advantage is that conventional VLSI design methodologies which are more efficient can still be applied. Circuit techniques for PLL-based clock generation are described along with stability criteria. The main objective of the circuit is to realize a zero delay buffer. Experimental results show the feasability of such circuits in VLSI. Synchronizer circuit co nfigurations in both bipolar and MOS technology that best utilize each device, or overcome the technology limit using a bandwidth doubling technique are shown. Interface techniques including handshake mechanisms in such a system are also described. These techniques are applied in designing a memory management unit and cache controller (MMU/CC) for a multiprocessor workstation, SPUR. A SPUR workstation is an example of synchronous subsystems cluster with independent clock frequency. The interface and communication aspect of the overall system are revealed through the description of the MMU/CC. The VLSI chip is implemented in 1.6 um CMOS technology with 68,000 transistors.
Publisher:
ISBN:
Category : Integrated circuits
Languages : en
Pages : 304
Book Description
Microprocessors based on RISC (Reduced Instruction Set Computer) concepts have demonstrated an ability to provide more computing power at a given level of integration than conventional microprocessors. The next step is multiprocessors is critic al in achieving efficient hardware utilization. This thesis focuses on the communication capability of VLSI circuits and presents new circuit techniques as a guide to build an interconnection network of VLSI microprocessors. Two of the most prominent problems in a synchronous system, which most of the current computer systems are based on, have been clock skew and synchronization failure. A new concept called self-timed systems solves such problems but has not been accepted i n microprocessor implementations yet because of its complex design procedure and increased overhead. With this in mind, this thesis concentrated on a system in which individual synchronous subsystems are connected asynchronously. Synchronous subsystems op erate with a better control over clock skew using a phase locked loop (PLL) technique. Communication among subsystems is done asynchronously with a controlled synchronization failure rate. One advantage is that conventional VLSI design methodologies which are more efficient can still be applied. Circuit techniques for PLL-based clock generation are described along with stability criteria. The main objective of the circuit is to realize a zero delay buffer. Experimental results show the feasability of such circuits in VLSI. Synchronizer circuit co nfigurations in both bipolar and MOS technology that best utilize each device, or overcome the technology limit using a bandwidth doubling technique are shown. Interface techniques including handshake mechanisms in such a system are also described. These techniques are applied in designing a memory management unit and cache controller (MMU/CC) for a multiprocessor workstation, SPUR. A SPUR workstation is an example of synchronous subsystems cluster with independent clock frequency. The interface and communication aspect of the overall system are revealed through the description of the MMU/CC. The VLSI chip is implemented in 1.6 um CMOS technology with 68,000 transistors.
Massively Parallel, Optical, and Neural Computing in the United States
Author: Gilbert Kalb
Publisher: IOS Press
ISBN: 9789051990973
Category : Computers
Languages : en
Pages : 220
Book Description
A survey of products and research projects in the field of highly parallel, optical and neural computers in the USA. It covers operating systems, language projects and market analysis, as well as optical computing devices and optical connections of electronic parts.
Publisher: IOS Press
ISBN: 9789051990973
Category : Computers
Languages : en
Pages : 220
Book Description
A survey of products and research projects in the field of highly parallel, optical and neural computers in the USA. It covers operating systems, language projects and market analysis, as well as optical computing devices and optical connections of electronic parts.
Multiprocessor System-on-Chip
Author: Michael Hübner
Publisher: Springer Science & Business Media
ISBN: 1441964606
Category : Technology & Engineering
Languages : en
Pages : 268
Book Description
The purpose of this book is to evaluate strategies for future system design in multiprocessor system-on-chip (MPSoC) architectures. Both hardware design and integration of new development tools will be discussed. Novel trends in MPSoC design, combined with reconfigurable architectures are a main topic of concern. The main emphasis is on architectures, design-flow, tool-development, applications and system design.
Publisher: Springer Science & Business Media
ISBN: 1441964606
Category : Technology & Engineering
Languages : en
Pages : 268
Book Description
The purpose of this book is to evaluate strategies for future system design in multiprocessor system-on-chip (MPSoC) architectures. Both hardware design and integration of new development tools will be discussed. Novel trends in MPSoC design, combined with reconfigurable architectures are a main topic of concern. The main emphasis is on architectures, design-flow, tool-development, applications and system design.
Official Gazette of the United States Patent and Trademark Office
Author: United States. Patent and Trademark Office
Publisher:
ISBN:
Category : Patents
Languages : en
Pages : 1332
Book Description
Publisher:
ISBN:
Category : Patents
Languages : en
Pages : 1332
Book Description
Monolithic Phase-Locked Loops and Clock Recovery Circuits
Author: Behzad Razavi
Publisher: John Wiley & Sons
ISBN: 9780780311497
Category : Technology & Engineering
Languages : en
Pages : 516
Book Description
Featuring an extensive 40 page tutorial introduction, this carefully compiled anthology of 65 of the most important papers on phase-locked loops and clock recovery circuits brings you comprehensive coverage of the field-all in one self-contained volume. You'll gain an understanding of the analysis, design, simulation, and implementation of phase-locked loops and clock recovery circuits in CMOS and bipolar technologies along with valuable insights into the issues and trade-offs associated with phase locked systems for high speed, low power, and low noise.
Publisher: John Wiley & Sons
ISBN: 9780780311497
Category : Technology & Engineering
Languages : en
Pages : 516
Book Description
Featuring an extensive 40 page tutorial introduction, this carefully compiled anthology of 65 of the most important papers on phase-locked loops and clock recovery circuits brings you comprehensive coverage of the field-all in one self-contained volume. You'll gain an understanding of the analysis, design, simulation, and implementation of phase-locked loops and clock recovery circuits in CMOS and bipolar technologies along with valuable insights into the issues and trade-offs associated with phase locked systems for high speed, low power, and low noise.
Synchronization and Arbitration in Digital Systems
Author: David J. Kinniment
Publisher: John Wiley & Sons
ISBN: 9780470517130
Category : Technology & Engineering
Languages : en
Pages : 280
Book Description
Today’s networks of processors on and off chip, operating with independent clocks, need effective synchronization of the data passing between them for reliability. When two or more processors request access to a common resource, such as a memory, an arbiter has to decide which request to deal with first. Current developments in integrated circuit processing are leading to an increase in the numbers of independent digital processing elements in a single system. With this comes faster communications, more networks on chip, and the demand for more reliable, more complex, and higher performance synchronizers and arbiters. Written by one of the foremost researchers in this area of digital design, this authoritative text provides in-depth theory and practical design solutions for the reliable working of synchronization and arbitration hardware in digital systems. The book provides methods for making real reliability measurements both on and off chip, evaluating some of the common difficulties and detailing circuit solutions at both circuit and system levels. Synchronization and Arbitration in Digital Systems also presents: mathematical models used to estimate mean time between failures in digital systems; a summary of serial and parallel communication techniques for on-chip data transmission; explanations on how to design a wrapper for a locally synchronous cell, highlighting the issues associated with stoppable clocks; an examination of various types of priority arbiters, using signal transition graphs to show the specification of different designs (from the simplest to more complex multi-way arbiters) including ways of solving problems encountered in a wide range of applications; essential information on systems composed of independently timed regions, including a discussion on the problem of choice and the factors affecting the time taken to make choices in electronics. With its logical approach to design methodology, this will prove an invaluable guide for electronic and computer engineers and researchers working on the design of digital electronic hardware. Postgraduates and senior undergraduate students studying digital systems design as part of their electronic engineering course will struggle to find a resource that better details the information given inside this book
Publisher: John Wiley & Sons
ISBN: 9780470517130
Category : Technology & Engineering
Languages : en
Pages : 280
Book Description
Today’s networks of processors on and off chip, operating with independent clocks, need effective synchronization of the data passing between them for reliability. When two or more processors request access to a common resource, such as a memory, an arbiter has to decide which request to deal with first. Current developments in integrated circuit processing are leading to an increase in the numbers of independent digital processing elements in a single system. With this comes faster communications, more networks on chip, and the demand for more reliable, more complex, and higher performance synchronizers and arbiters. Written by one of the foremost researchers in this area of digital design, this authoritative text provides in-depth theory and practical design solutions for the reliable working of synchronization and arbitration hardware in digital systems. The book provides methods for making real reliability measurements both on and off chip, evaluating some of the common difficulties and detailing circuit solutions at both circuit and system levels. Synchronization and Arbitration in Digital Systems also presents: mathematical models used to estimate mean time between failures in digital systems; a summary of serial and parallel communication techniques for on-chip data transmission; explanations on how to design a wrapper for a locally synchronous cell, highlighting the issues associated with stoppable clocks; an examination of various types of priority arbiters, using signal transition graphs to show the specification of different designs (from the simplest to more complex multi-way arbiters) including ways of solving problems encountered in a wide range of applications; essential information on systems composed of independently timed regions, including a discussion on the problem of choice and the factors affecting the time taken to make choices in electronics. With its logical approach to design methodology, this will prove an invaluable guide for electronic and computer engineers and researchers working on the design of digital electronic hardware. Postgraduates and senior undergraduate students studying digital systems design as part of their electronic engineering course will struggle to find a resource that better details the information given inside this book
Peterson's Graduate Programs in Engineering & Applied Sciences, Aerospace/Aeronautical Engineering, Agricultural Engineering & Bioengineering, and Architectural Engineering 2011
Author: Peterson's
Publisher: Peterson's
ISBN: 0768934796
Category : Study Aids
Languages : en
Pages : 288
Book Description
Peterson's Graduate Programs in Engineering & Applied Sciences, Aerospace/Aeronautical Engineering, Agricultural Engineering & Bioengineering, and Architectural Engineering contains a wealth of information on colleges and universities that offer graduate work these exciting fields. The institutions listed include those in the United States and Canada, as well as international institutions that are accredited by U.S. accrediting bodies. Up-to-date information, collected through Peterson's Annual Survey of Graduate and Professional Institutions, provides valuable information on degree offerings, professional accreditation, jointly offered degrees, part-time and evening/weekend programs, postbaccalaureate distance degrees, faculty, students, degree requirements, entrance requirements, expenses, financial support, faculty research, and unit head and application contact information. Readers will find helpful links to in-depth descriptions that offer additional detailed information about a specific program or department, faculty members and their research, and much more. In addition, there are valuable articles on financial assistance, the graduate admissions process, advice for international and minority students, and facts about accreditation, with a current list of accrediting agencies.
Publisher: Peterson's
ISBN: 0768934796
Category : Study Aids
Languages : en
Pages : 288
Book Description
Peterson's Graduate Programs in Engineering & Applied Sciences, Aerospace/Aeronautical Engineering, Agricultural Engineering & Bioengineering, and Architectural Engineering contains a wealth of information on colleges and universities that offer graduate work these exciting fields. The institutions listed include those in the United States and Canada, as well as international institutions that are accredited by U.S. accrediting bodies. Up-to-date information, collected through Peterson's Annual Survey of Graduate and Professional Institutions, provides valuable information on degree offerings, professional accreditation, jointly offered degrees, part-time and evening/weekend programs, postbaccalaureate distance degrees, faculty, students, degree requirements, entrance requirements, expenses, financial support, faculty research, and unit head and application contact information. Readers will find helpful links to in-depth descriptions that offer additional detailed information about a specific program or department, faculty members and their research, and much more. In addition, there are valuable articles on financial assistance, the graduate admissions process, advice for international and minority students, and facts about accreditation, with a current list of accrediting agencies.
Scientific and Technical Aerospace Reports
Author:
Publisher:
ISBN:
Category : Aeronautics
Languages : en
Pages : 538
Book Description
Lists citations with abstracts for aerospace related reports obtained from world wide sources and announces documents that have recently been entered into the NASA Scientific and Technical Information Database.
Publisher:
ISBN:
Category : Aeronautics
Languages : en
Pages : 538
Book Description
Lists citations with abstracts for aerospace related reports obtained from world wide sources and announces documents that have recently been entered into the NASA Scientific and Technical Information Database.
Computer Network Time Synchronization
Author: David L. Mills
Publisher: CRC Press
ISBN: 1420006150
Category : Computers
Languages : en
Pages : 305
Book Description
What started with the sundial has, thus far, been refined to a level of precision based on atomic resonance: Time. Our obsession with time is evident in this continued scaling down to nanosecond resolution and beyond. But this obsession is not without warrant. Precision and time synchronization are critical in many applications, such as air traffic
Publisher: CRC Press
ISBN: 1420006150
Category : Computers
Languages : en
Pages : 305
Book Description
What started with the sundial has, thus far, been refined to a level of precision based on atomic resonance: Time. Our obsession with time is evident in this continued scaling down to nanosecond resolution and beyond. But this obsession is not without warrant. Precision and time synchronization are critical in many applications, such as air traffic